I. INTRODUCTION
At present there is a growing interest in designing analogue current-mode signal-processing circuits. In these circuits the current rather than the voltage is used as the active variable either throughout the whole circuit or only in certain critical areas [1] . The use of current-mode active devices has many other advantages such as larger dynamic, higher bandwidth, greater linearity, simple circuitry and low power consumption compared to that of voltage-mode counterparts for example operational amplifiers [1] . Filters are widely used in many communications, signal processing, automatic control, and instrumentation systems. For examples, two system block diagrams of the receiver/transmitter part of a global system for mobiles (GSM) cellular telephone and crossover network used in a three-way high-fidelity loudspeaker are introduced in [2, 3] . As a current-mode active device, the differential voltage current conveyor (DVCC) has the advantages of both of the second generation current conveyor (such as large signal bandwidth, great linearity, wide dynamic range) and the differential difference input amplifier (such as high input impedance and arithmetic operation capability) [4] . This element is a versatile building block whose applications exist in the literature [4] [5] [6] [7] [8] [9] [10] . Allpass filters can offer a reliable and telling method to change the phase of an electronic signal without affecting the amplitude over the frequency in controlling and communicating applications. Obviously, allpass filters just has the above the important performance which can not be replaced by any others filters. Therefore, many first and high order allpass filters have been researched and reported since 1966 [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] . Recently, first-order allpass filters using only single current conveyor with less passive elements have been published in [16] [17] [18] [19] . However, these configurations required at least two resistors and one capacitor, which were not minimum components to realize the first-order filters, and these configurations also needed one matching condition to realize the allpass filters. Although, the first-order allpass filters using only a single current conveyor with minimum passive components (one resistor and one capacitor) had been published in [20] , it still needs a component choice condition to realize allpass filter response. Moreover, the capacitor was floating in the above proposed configuration. Obviously, no allpass filter circuits [16] [17] [18] [19] [20] have been reported to date which simultaneously achieve all of the advantageous features as follows: (i) employment of only one current conveyor, (ii) employment of only one grounded capacitor, (iii) employment of only one resistor, (iv) no need to impose component choice conditions, and (v) low active and passive sensitivities. In this paper, the authors proposed a simple first-order filter employ minimum active and passive components. The proposed circuit can realize first-order lowpass, highpass and allpass filter responses in the same configuration and still enjoys all of the above features. Meanwhile, a filter having only grounded capacitors is convenient for integrated circuit (IC) implementation. It is well known that floating capacitors can be realized if the IC process offers double poly layers. Recently, a floating capacitor can also be realized as Metal-Insulator-Metal (MIM) capacitor. The dominant parasitic capacitance of a double-poly integrated capacitor which is between bottom plate and ground can be suppressed in MIN capacitors. However, grounded capacitors can absorb parasitic capacitances and may have less parasitics compared to floating counterparts. The use of only a grounded capacitor is suitable for integrated circuit implementation [21] . 
II. CIRCUIT DESCRIPTION
The DVCC, whose electrical symbol is shown in Fig. 1 , is a five-terminal analog building block and its terminal relations are given by [4] The Y 1 and Y 2 terminals are high impedance terminals while X is low impedance terminal. The Z+ and Z-terminals are high impedance terminals suitable for current outputs.
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where
To derive (2), the Y 1 and Y 2 terminals of DVCC are high impedance terminals, since they are connected to gates of MOS devices in actual implementation, whereas the port X is low impedance terminal [4] . Similarly the ports Z+ and Zalso exhibit high impedance since they are connected to the output stage of current mirror. From (2), the output voltage V o can be derived as
The specialization of the numerator of this transfer function yields (i) lowpass:
Note that there is also no need of any component matching conditions and inverting type voltage input signals to realize all of the filter responses.
From (2), the first-order voltage-mode allpass filter response can be expressed as follows.
The phase response of the first-order voltage-mode allpass filter can be expressed as Fig. 2 . The proposed DVCC-based first-order filter.
By taking into account the non-idealities of a DVCC, the relationship of the terminal voltages and current can be rewritten as 
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III. INFLUENCE OF PARASITIC ELEMENTS Equation (3) has been obtained by considering ideal description of DVCCs, all the two Y terminals exhibit an infinite input resistance. The port X exhibits zero input resistance and the ports Z show an infinite output resistance. Practically when implementing the active element using transistors, these resistances assume some finite value depending upon the device parameters. Similarly, the high frequency effects also need to be accounted for by assuming capacitances at these ports. The non-ideal DVCC symbol showing various parasitic is shown in Fig. 3 . It is shown that the port X exhibits of low value parasitic serial resistance R X , the ports Y exhibit of high value parasitic resistance R Y in parallel with low value capacitance C Y , and the ports Z exhibit of high value parasitic resistance R Z in parallel with low value capacitance C Z . It is to be noted that the proposed circuit employs resistors at X terminals of the DVCCs, hence most of the parasitics R X can be easily merged. To account for these non-ideal sources, the proposed circuit in Fig. 2 can be redrawn as Fig. 4 . Reanalysis of the proposed circuit, the input-output relationship matrix form of Fig. 4 can be rewritten as follows.
, and Equation (16) illustrate that the effects of the parasitic elements are dependent on a parasitic pole yielded by the non-idealities of the DVCC. For close to ideal operation at high frequencies, the frequency of operation should be larger than ω p . Thus, the frequency range of the proposed configuration should be restricted to the following conditions [22] .
It is not difficult to satisfy this condition, since the external capacitance can be chosen to be much greater than parasitic capacitance. For example, if the proposed circuit was designed for f o =1.59MHz by choosing R=10kΩ and C=10pF and R X =150.2Ω, R Z+ =5.03MΩ, C Z+ =0.024pF, R Z-=5.3MΩ, C Z-=0.031pF, C Y1 =C Y2 =3.86fF (as simulated in the next section), then the parasitic pole f P will be located at approximately 2.992kHz. Thus, the ideal operation will be valid for frequencies higher than approximately 10 f P . If the useful frequency range of the proposed filter is limited in (17) , the influences of parasitic elements to the coefficient n will be diminished. Therefore, the voltage transfer response in (16) can be rewritten as It is to be noted that the resistor of the proposed filter is connected to the X terminals of the DVCCs and the capacitor of the proposed filter is connected to the Y or Z terminals.
Thus all the loading effects of the parasitics can be accommodated.
IV. SIMULATION RESULTS
The device model parameters used for HSPICE simulations are TSMC 0.18 μm 1P6M CMOS process technology and Matlab for the theoretical part to compare the results. The CMOS implementation of a DVCC is shown in Fig. 5 [9] . The aspect ratios of the CMOS transistors of the DDCC are shown in Table I Table II . The frequency response of the output impedances of the DVCC is shown in Fig. 8 . It can be seen that the port Z+ of DVCC exhibits of high value parasitic resistance R Z+ (5.03MΩ) in parallel with low value capacitance C Z+ (0.024pF), and the port Z-exhibits of high value parasitic resistance R Z-(5.3MΩ) in parallel with low value capacitance C Z-(0.031pF). Thus, the parasitic capacitance of the circuit has a small value that can be neglected in our frequency range of interest. The frequency response of the input impedance of the DVCC is shown in Fig. 9 . It can be seen that the port X of DVCC exhibits of low value parasitic resistance R X (150.2Ω) in series with low parasitic inductance L X (4.16μH), which makes it suitable for cascading. The parasitic elements of the DVCC have been calculated in Table III. The allpass filter phase shifter was designed for a V. CONCLUSIONS
In this paper, a new first-order grounded-capacitor voltage-mode filter employing minimum active and passive components is proposed. The proposed configuration employs one DVCC, one grounded capacitor and one resistor and still has the following advantages: employment of only one current conveyor, employment of only one grounded capacitor, employment of only one resistor, simultaneous realization of voltage-mode first-order lowpass, highpass and allpass filter responses from the same configuration, no need to impose component choice conditions, and low active and passive sensitivity performances. HSPICE simulation results using TSMC 0.18 μm 1P6M CMOS process technology and ±0.9V supply voltages validate the theoretical predictions.
